

Assembly Language

Course Notes



Cortesía: MSc. Ariel Ortiz January 2003

Registers



Flags Register



Flag	Name	Purpose
cf	Carry Flag	Is set if the result of an arithmetic operation involving <u>unsigned</u> numbers overflows.
of	Overflow Flag	Is set if the result of an arithmetic operation involving signed numbers overflows.
sf	Sign Flag	Is set if the result of an arithmetic or logical operation is negative.
zf	Zero Flag	Is set if the result of an arithmetic or logical operation is zero.
pf	Parity Flag	Is set if the result of an arithmetic or logical operation has an even number of 1 bits in its 8 least significant bits.
af	Auxiliary Flag	Is set if the result of an arithmetic operation has a carry out from the low-order nibble. Used in binary-coded decimal (BCD) operations.

Segment Registers

15 0	
CS	Code Segment
ds	Data Segment
es	Extra Segment
fs	Extra Segment
gs	Extra Segment
SS	Stack Segment

Memory Locations

[base + index * scale + displacement]



C Linkage Convention

- When combining C++ and assembly language modules, it is important to follow the *C Linkage Convention*.
- The C Linkage Convention establishes the machine registers usage, the layout of arguments put on the stack, the layout of built-in types such as integers and floats, the form of names passed by the compiler to the linker, and the amount of type checking required from the linker.
- There also is another linkage convention called the C++ linkage convention, which is the default used by C++ compilers and linkers. This convention depends on a technique called name mangling, which consists on applying a special algorithm to modify public names, thus permitting overloading. Because different C++ compilers apply different mangling algorithms, in general it's better to stick with the C linkage convention when mixing C++ and other languages.
- In C++, the C Linkage Convention is achieved by using the extern "C" directive. Example:

```
extern "C" int foo(int x);
```

- NASM labels are exported to other modules using the GLOBAL directive. Symbols defined elsewhere may be imported to a NASM module using the EXTERN directive. All other labels are local to the NASM source file.
- In the Windows platform, all names in an assembly language source file must have an underscore (_) prefix if they refer to names declared in a C++ source file. This is not so in the Linux platform, where no prefix is required.
- When calling a function, arguments are pushed to the stack in reverse order, that is, from right to left as they syntactically appear in the C++ source. Once the arguments are in the stack, a CALL instruction to the desired function is executed. When the function returns, the arguments are still in the stack and must be removed. Adjusting the ESP register through an ADD instruction does the trick.
- A called function must preserve the original values of following registers: EBX, EBP, ESI and EDI. All other registers (including EFLAGS, FPU, MMX, and SSE registers) may be freely modified by the called function.
- The function prologue should be as follows:

push ebp mov ebp, esp

This preserves the value of the EBP register, so that it can now point to the current top of stack.

 Space for local variables may be allocated by subtracting to ESP the number of bytes required.

At the beginning of the function execution, the stack has the following layout: ٠



- Once the called function ends, the following function epilogue should be • executed to undo the actions of the function prologue: ebp
 - pop
 - ret
- The C++/NASM data types counterparts are summarized in the following table: •

C++ Data Type	Size (bits)	NASM Data Type
char	8	BYTE
short	16	WORD
int	32	DWORD
long	32	DWORD
void* (pointer to any type)	32	DWORD
float	32	DWORD
double	64	QWORD
long double	80	TWORD

Function return values are placed in the following registers: ٠

C++ Data Type	Register
char, short, int,	FΔX
long, and void*	
float, double,	ST0
and long double	510

Integer Operations

Data Transfers

Instruction	Operation	Notes
MOV dest, orig	dest ← orig	Move. Operands must be the same size (BYTE, WORD or DWORD). <i>dest</i> may be a register or memory location. <i>orig</i> may be a register, memory location or immediate value. Both <i>orig</i> and <i>dest</i> can't be memory locations at the same time.
XCHG op1, op2	temp $\leftarrow op1$ op1 $\leftarrow op2$ op2 \leftarrow temp	Exchange. Operands must be the same size (BYTE, WORD or DWORD). At least one of the operands must be a register. The other one may be a memory location or another register.

Stack Manipulation

Instruction	Operation	Notes
PUSH op	$ESP \leftarrow ESP - 4$	Operand must be a DWORD
	$[ESP] \leftarrow op$	register, memory location or immediate value.
POP dest	$dest \leftarrow [ESP]$ $ESP \leftarrow ESP + 4$	Operand must be a DWORD register or memory location.
PUSHF	$\begin{array}{l} ESP \leftarrow ESP - 4 \\ [ESP] \leftarrow EFLAGS \end{array}$	Push flags.
POPF	$\begin{array}{l} EFLAGS \leftarrow [ESP] \\ ESP \leftarrow ESP + 4 \end{array}$	Pop flags.

Condition Codes

Suffix	Meaning	Flag Interpretation	Notes
0	Overflow	OF==1	
NO	No Overflow	OF==0	
S	Sign	SF==1	
NS	Not Sign	SF==0	
Р	Parity	ר⊒ת	
PE	Parity Even	PT1	
NP	Not Parity	PF==0	
PO	Parity Odd	110	
Z	Zero	ZF==1	
E	Equal		
NZ	Not Zero	ZF==0	
NE	Not Equal		
С	Carry		
В	Below	CF==1	
NAE	Not Above nor Equal		
NC	No Carry		
NB	Not Below	CF = = 0	Used for UNSIGNED
AE	Above or Equal		comparisons.
BE	Below or Equal	CF==1 ZF==1	
NA	Not Above	- 11	
А	Above	CF==0 && ZF==0	
NBE	Not Below nor Equal		
L	Less	SF!=OF	
NGE	Not Greater nor Equal		
GE	Greater or Equal	SF==OF	
NL	Not Less		Used for SIGNED
LE	Less or Equal	ZF==1 SF!=OF	comparisons.
NG	Not Greater		
G	Greater	ZF==0 && SF==OF	
NLE	Not Less nor Equal		

Conditional Data Transfers

Instruction	Operation	Notes
CMOV <i>cc dest, orig</i>	if (<i>cc</i>) {	<i>cc</i> is any of the condition codes. Operands must be the same size (WORD or DWORD). <i>dest</i> must be a register. <i>orig</i> may be a register or memory location.
SETcc dest	if (<i>cc</i>) { <i>dest</i> ← 0x01 } else { <i>dest</i> ← 0x00 }	<i>cc</i> is any of the condition codes. <i>dest</i> must be a BYTE register or memory location.

Flow Control

Instruction	Operation	Notes
JMP dest	EIP ← dest	Unconditional jump. <i>dest</i> may be a DWORD register, memory location or immediate value (typically a label).
Jcc dest	if (<i>cc</i>) { EIP ← EIP + <i>dest</i> }	Conditional short jump. <i>cc</i> is any of the condition codes. <i>dest</i> must be an immediate value (typically a label) within a signed 8-bit range (-128 to 127).
Jcc NEAR dest	if (<i>cc</i>) { EIP ← EIP + <i>dest</i> }	Conditional near jump. <i>cc</i> is any of the condition codes. <i>dest</i> must be an immediate value (typically a label) within a signed 32-bit range.
CALL dest	$\begin{array}{l} ESP \leftarrow ESP - 4 \\ [ESP] \leftarrow EIP \\ EIP \leftarrow \mathit{dest} \end{array}$	Call subroutine. <i>dest</i> may be a DWORD register, memory location or immediate value (typically a label).
RET	$\begin{array}{l} EIP \leftarrow [ESP] \\ ESP \leftarrow ESP + 4 \end{array}$	Return from subroutine.

Carry Flag

Instruction	Operation	Notes
CLC	$CF \leftarrow 0$	Clear carry.
STC	CF ← 1	Set carry.
CMC	$CF \leftarrow \simCF$	Complement carry.

Addition

Instruction	Operation	Notes
ADD dest, orig	dest ← dest + orig	Same restrictions as MOV instruction. Modified flags: OF SF ZF AF PF CF
ADC dest, orig	dest ← dest + orig + CF	Add with carry. Same restrictions as MOV instruction. Modified flags: OF SF ZF AF PF CF
INC dest	dest ← dest + 1	Increment. <i>dest</i> may be a BYTE, WORD or DWORD register or memory location. Modified flags: OF SF ZF AF PF

Subtraction

Instruction	Operation	Notes
SUB dest, orig	dest ← dest – orig	Subtract. Same restrictions as MOV instruction. Modified flags: OF SF ZF AF PF CF
SBB dest, orig	dest ← dest – orig – CF	Subtract with borrow. Same restrictions as MOV instruction. Modified flags: OF SF ZF AF PF CF
DEC dest	dest ← dest – 1	Decrement. Same restrictions as INC instruction. Modified flags: OF SF ZF AF PF
NEG dest	dest ← – dest	Two's complement. Same restrictions as INC instruction. Sets CF, unless <i>dest</i> is zero, in which cas e CF is cleared. Modified flags: OF SF ZF AF PF CF
CMP op1, op2	$IGNORE \leftarrow op1 - op2$	Compare. Same restrictions as MOV instruction. Modified flags: OF SF ZF AF PF CF

Multiplication

Instruction	Operation	Notes
MUL orig	if (size(orig)== 8) { AX ← AL × orig } else if (size(orig)==16) { DX:AX ← AX × orig } else if (size(orig)==32) { EDX:EAX ← EAX × orig }	Used for UNSIGNED multiplications. <i>orig</i> may be a BYTE, WORD or DWORD register or memory location.
IMUL orig	if (size(orig)== 8) { AX ← AL × orig } else if (size(orig)==16) { DX:AX ← AX × orig } else if (size(orig)==32) { EDX:EAX ← EAX × orig }	Used for SIGNED multiplications. <i>orig</i> may be a BYTE, WORD or DWORD register or memory location.
IMUL dest, orig	$dest \leftarrow dest imes orig$	Operands must be the same size (WORD or DWORD). <i>dest</i> must be a register. <i>orig</i> may be a register, memory location or immediate value.
IMUL dest, orig, const	dest ← orig × const	Operands must be the same size (WORD or DWORD). <i>dest</i> must be a register. <i>orig</i> may be a register or memory location. <i>const</i> must be an immediate value.

Division

Instruction	Operation	Notes
DIV orig	if $(size(orig) == 8)$ { AL $\leftarrow AX / orig$ AH $\leftarrow AX \% orig$ } else if $(size(orig) == 16)$ { AX $\leftarrow DX:AX / orig$ DX $\leftarrow DX:AX \% orig$ } else if $(size(orig) == 32)$ { EAX \leftarrow EDX:EAX / orig EDX \leftarrow EDX:EAX % orig	Used for UNSIGNED divisions. Produces an exception (INT 0) if divide by zero or if quotient doesn't fit.
IDIV <i>orig</i>	if (size(orig)== 8) { AL \leftarrow AX / orig AH \leftarrow AX % orig } else if (size(orig)==16) { AX \leftarrow DX:AX / orig DX \leftarrow DX:AX % orig } else if (size(orig)==32) { EAX \leftarrow EDX:EAX / orig EDX \leftarrow EDX:EAX % orig }	Used for SIGNED divisions. Produces an exception (INT 0) if divide by zero or if quotient doesn't fit.

Data Extensions

Instruction	Operation	Notes
CBW	AX ← SignExtend(AL)	Convert byte to word.
CWD	$DX:AX \gets SignExtend(AX)$	Convert word to dword.
CDQ	$EDX:EAX \leftarrow SignExtend(EAX)$	Convert dword to qword.
MOVSX dest orig	dest ← SignExtend(<i>orig</i>)	Move with sign extend. dest must be a WORD or DWORD register. orig may be a BYTE or WORD register or memory location. dest must be larger than orig.
MOVZX dest orig	dest ← ZeroExtend(<i>orig</i>)	Move with zero extend. Same restrictions as MOVSX instruction.

Logical

Instruction	Operation	Notes
AND dest, orig	dest \leftarrow dest & orig	Same restrictions as
	X Y X & Y 0 0 0 0 1 0 1 0 0 1 1 1	MOV instruction. Modified flags: SF ZF PF CF←0 OF←0
OR dest, orig	dest \leftarrow dest orig	Same restrictions as
	X Y X Y 0 0 0 0 1 1 1 0 1 1 1 1	MOV Instruction. Modified flags: SF ZF PF CF←0 OF←0
XOR dest, orig	dest \leftarrow dest^ orig	Exclusive OR. Same
	X Y X A Y 0 0 0 0 1 1 1 0 1 1 1 0	restrictions as MOV instruction. Modified flags: SF ZF PF CF←0 OF←0
NOT dest	$dest \leftarrow \sim dest$	One's complement.
	X ~X 0 1 1 0	Same restrictions as INC instruction. Modified flags: SF ZF PF CF \leftarrow 0 OF \leftarrow 0
TEST dest, orig	IGNORE ← dest & orig	Same restrictions as MOV instruction. Modified flags: SF ZF PF CF←0 OF←0

Shift

Instruction	Operation	Notes
SHL dest, count	cf sb sb of the state of the st	Shift left. <i>dest</i> may be a BYTE, WORD or DWORD register or memory location. <i>count</i> may be CL or an immediate value. Modified flags: SF ZF PF CF
SHR dest, count	0	Shift right. Same restrictions as SHL instruction. Modified flags: SF ZF PF CF
SAR dest, count		Shift arithmetic right. Same restrictions as SHL instruction. Modified flags: SF ZF PF CF

Rotate

Instruction	Operation	Notes
ROL dest, count	cf lsb	Rotate left. Same restrictions as SHL instruction. Modified flags: SF ZF PF CF
ROR dest, count	msb lsb cf	Rotate right. Same restrictions as SHL instruction. Modified flags: SF ZF PF CF
RCL dest, count	cf state of the st	Rotate through carry left. Same restrictions as SHL instruction. Modified flags: SF ZF PF CF
RCR dest, count	msb lsb cf	Rotate through carry right. Same restrictions as SHL instruction. Modified flags: SF ZF PF CF

Floating Point Operations

Real Transfers

Instruction	Operation	Notes
FLD mem	push(<i>mem</i>)	<i>mem</i> must be a DWORD, QWORD or TWORD memory location.
FLD ST <i>n</i>	push(ST <i>n</i>)	
FST mem	$mem \gets ST0$	<i>mem</i> must be a DWORD or QWORD memory location.
FST STn	$STn \leftarrow ST0$	
FSTP mem	<i>mem</i> ← pop()	<i>mem</i> must be a DWORD, QWORD or TWORD memory location.
FSTP STn	$STn \leftarrow pop()$	
FXCH	$\begin{array}{l} temp \leftarrow ST0 \\ ST0 \leftarrow ST1 \\ ST1 \leftarrow temp \end{array}$	
FXCH ST n	temp \leftarrow ST0 ST0 \leftarrow ST <i>n</i> ST <i>n</i> \leftarrow temp	

Integer Transfers

Instruction	Operation	Notes
FILD mem	push(<i>mem</i>)	mem must be a WORD,
		location.
FIST mem	$mem \leftarrow ST0$	mem must be a WORD or
		DWORD memory location.
FISTP mem	$mem \leftarrow pop()$	mem must be a WORD,
		DWORD or QWORD memory
		location.

Packed BCD Transfers

Instruction	Operation	Notes
FBLD mem	push(mem)	mem must be a TWORD
		memory location.
FBSTP mem	mem \leftarrow pop()	mem must be a TWORD
		memory location.

Loading Constants

Instruction	Operation
FLDZ	push(+0.0)
FLD1	push(1.0)
FLDPI	$push(\pi)$
FLDL2E	push(log ₂ e)
FLDL2T	push(log ₂ 10)
FLDLG2	push(log ₁₀ 2)
FLDLN2	push(log _e 2)

Addition

Instruction	Operation	Notes
FADD ST <i>n</i> , ST0	$STn \leftarrow STn + ST0$	
FADD ST0, ST <i>n</i>	$ST0 \leftarrow ST0 + STn$	
FADD mem	$ST0 \leftarrow ST0 + mem$	<i>mem</i> must be a real DWORD or QWORD memory location.
FADDP ST <i>n</i> , ST0	$STn \leftarrow STn + ST0$ pop()	
FIADD mem	$ST0 \leftarrow ST0 + mem$	<i>mem</i> must be an integer WORD or DWORD memory location.

Normal Subtraction

Instruction	Operation	Notes
FSUB STn, ST0	$STn \leftarrow STn - ST0$	
FSUB ST0, STn	$ST0 \leftarrow ST0 - STn$	
FSUB mem	$ST0 \leftarrow ST0 - mem$	<i>mem</i> must be a real DWORD or QWORD memory location.
FSUBP ST <i>n</i> , ST0	$STn \leftarrow STn - ST0$ pop()	
FISUB mem	ST0 ← ST0 – mem	<i>mem</i> must be an integer WORD o DWORD memory location.

Reversed Subtraction

Instruction	Operation	Notes
FSUBR ST <i>n</i> , ST0	$STn \leftarrow STO - STn$	
FSUBR ST0, ST <i>n</i>	$ST0 \leftarrow STn - ST0$	
FSUBR mem	$ST0 \leftarrow mem - ST0$	<i>mem</i> must be a real DWORD or QWORD memory location.
FSUBRP STn, ST0	$STn \leftarrow STO - STn$	
	pop()	
FISUBR mem	$ST0 \leftarrow mem - ST0$	mem must be an integer
		WORD or DWORD memory
		location.

Multiplication

-		
Instruction	Operation	Notes
FMUL ST n, ST0	$STn \leftarrow STn \times ST0$	
FMUL ST0, STn	$ST0 \leftarrow ST0 \times STn$	
FMUL mem	$ST0 \leftarrow ST0 \times mem$	<i>mem</i> must be a real DWORD or QWORD memory location.
FMULP ST <i>n</i> , ST0	$STn \leftarrow STn \times ST0$ pop()	
FIMUL mem	ST0 ← ST0 × mem	<i>mem</i> must be an integer WORD or DWORD memory location.

Normal Division

Instruction	Operation	Notes
FDIV STn, ST0	$STn \leftarrow STn \div ST0$	
FDIV ST0, ST <i>n</i>	$ST0 \leftarrow ST0 \div STn$	
FDIV mem	$ST0 \leftarrow ST0 \div mem$	mem must be a real DWORD or
		QWORD memory location.
FDIVP ST <i>n</i> , ST0	$STn \leftarrow STn \div ST0$	
	pop()	
FIDIV mem	$ST0 \leftarrow ST0 \div mem$	mem must be an integer
		WORD or DWORD memory
		location.

Reversed Division

Instruction	Operation	Notes
FDIVR ST <i>n</i> , ST0	$STn \leftarrow ST0 \div STn$	
FDIVR ST0, ST <i>n</i>	$ST0 \leftarrow STn \div ST0$	
FDIVR mem	$ST0 \leftarrow mem \div ST0$	<i>mem</i> must be a real DWORD or QWORD memory location.
FDIVRP ST <i>n</i> , ST0	$STn \leftarrow ST0 \div STn$ pop()	
FIDIVR mem	ST0 ← mem ÷ ST0	<i>mem</i> must be an integer WORD or DWORD memory location.

Transcendental

All trigonometric operations work with radians.

Instruction	Operation	Notes
F2XM1	$x \leftarrow pop()$	It must be true that: $-0.5 \le x \le +0.5$
	push(2 ^x - 1)	
FYL2X	$x \leftarrow pop()$	
	$y \leftarrow pop()$	
	$push(y \times log_2(x))$	
FYL2XP1	$x \leftarrow pop()$	It must be true that:
	$y \leftarrow pop()$	$\sqrt{2}$ $\sqrt{2}$
	$push(y \times log_2(x + 1))$	$-1+\frac{1}{2} \le x \le 1-\frac{1}{2}$
FPTAN	$x \leftarrow pop()$	Computes partial tangent.
	push(tan(x))	It must be true that: $0 \le x < \pi \times 2^{62}$
	push(1.0)	
FPATAN	$x \leftarrow pop()$	Computes the partial arctangent.
	$y \leftarrow pop()$	
	push(arctan(y / x))	
FSIN	$ST0 \leftarrow sin(ST0)$	Computes sine.
FCOS	$ST0 \leftarrow cos(ST0)$	Computes cosine.
FSINCOS	$x \leftarrow pop()$	Computes sine and cosine.
	push(sin(x))	
	push(cos(x))	

Comparisons

Instruction	Operation	Notes
FCOMI ST0, ST <i>n</i>	compare(ST0, ST <i>n</i>)	Modifies ZF, PF and CF (see
		table).
FCOMIP ST0, ST <i>n</i>	compare(ST0, ST <i>n</i>)	Modifies ZF, PF and CF (see
	pop()	table).
FCMOVB ST0, STn	if(below)	Must be executed after FCOMI
	$ST0 \leftarrow STn$	or FCOMIP.
	endif	
FCMOVBE ST0, ST <i>n</i>	if(below or equal)	Must be executed after FCOMI
	$ST0 \leftarrow STn$	or FCOMIP.
	endif	
FCMOVE ST0, ST <i>n</i>	if(equal)	Must be executed after FCOMI
	$ST0 \leftarrow STn$	or FCOMIP.
	endif	
FCMOVNB ST0, STn	if(not below)	Mustbe executed after FCOMI
	$ST0 \leftarrow STn$	or FCOMIP.
	endif	
FCMOVNBE ST0, STn	if(not below nor equal)	Must be executed after FCOMI
	$ST0 \leftarrow STn$	or FCOMIP.
	endif	
FCMOVNE ST0, ST <i>n</i>	if(not equal)	Must be executed after FCOMI
	$ST0 \leftarrow STn$	or FCOMIP.
	endif	
FCMOVNU ST0, STn	if(not unordered)	Must be executed after FCOMI
	$ST0 \leftarrow STn$	or FCOMIP.
	endif	
FCMOVU ST0, STn	if(unordered)	Must be executed after FCOMI
	$ST0 \leftarrow STn$	or FCOMIP.
	endif	

Compare Table

compare(x, y)	ZF	PF	CF
x > y	0	0	0
x < y	0	0	1
x = y	1	0	0
Not Comparable	1	1	1

Miscellaneous

Instruction	Operation	Notes
FINIT	Resets the FPU to its default	Empties the FPU register
	state.	stack.
FABS	if(ST0 < 0)	Computes the absolute
	$ST0 \leftarrow -ST0$	value.
	endif	
FCHS	$ST0 \leftarrow -ST0$	Change sign.
FRNDINT	$ST0 \leftarrow round(ST0)$	Rounds ST0 to an integer.
FSQRT	$ST0 \leftarrow \sqrt{ST0}$	Computes square root.
FPREM	$ST0 \leftarrow remainder(ST0 \div ST1)$	Computes partial remainder
		of ST0 divided by ST1
		using repeated
	int/ST1)	subtractions.
FSCALE	$ST0 \leftarrow ST0 \times 2^{m(311)}$	Scales by powers of two.
FXTRACT	$temp \leftarrow pop()$	Breaks a number down into
	push(exponent(temp))	exponent and mantissa.
	push(mantisa(temp))	

MMX Operations

Empty MMX State

Instruction	Operation	Notes
EMMS	Empty MMX state.	Should be used at the end of a sequence of MMX instructions in order to allow subsequent FPU instructions.

Data Transfers

Instruction	Operation	Notes
MOVD dest, orig	dest \leftarrow orig	Copies the low 32 bits of orig
		into <i>dest</i> . One of <i>dest</i> or <i>orig</i> must be a QWORD register.
		The other one may be a DWORD register or memory location. If <i>dest</i> is a QWORD
		register, its top 32 bits are set to zero.
MOVQ dest, orig	dest ← orig	At least one of <i>dest</i> or <i>orig</i> must be a QWORD register. The other one may be another QWORD register or memory location.

Data Range Limits for Saturation

Data Type	Lower Limit		Upper Limit	
Dala Type	decimal	hexadecimal	decimal	hexadecimal
SIGNED BYTE	-128	0x80	127	0x7F
SIGNED WORD	-32,768	0x8000	32,767	0x7FFF
UNSIGNED BYTE	0	0x00	255	0xFF
UNSIGNED WORD	0	0x0000	65,535	0xFFFF

General MMX instruction restrictions: *dest* must be a QWORD register. *orig* may be a QWORD register or memory location.

Addition

Instruction	Operation	Notes
PADDB dest, orig		Packed truncated
	dest	byte addition.
	orig	
PADDW dest, orig	dest	word addition.
	orig	
	dest	
PADDD dest, orig		Packed truncated
	dest	dword addition.
	orig	
	 dest	
PADDSB dest, orig		Packed signed
		addition.
	dest	
PADDSW dest,		Packed signed
orig	dest	addition.
	orig	
	dest	

Addition (continued)

Instruction	Operation	Notes
PADDUSB dest, orig	dest + + + + + + + + + orig = = = = = = = = = dest	Packed unsigned saturated byte addition.
PADDUSW dest, orig	dest + + + + + + + + + + + + + + + +	Packed unsigned saturated word addition.

Subtraction

Instruction	Operation	Notes
PSUBB dest, orig	dest	Packed truncated byte subtraction.
PSUBW dest, orig	dest	Packed truncated word subtraction.
PSUBD dest, orig	dest	Packed truncated dword subtraction.

Subtraction (continued)

Instruction	Operation	Notes
PSUBSB dest, orig	dest	Packed signed saturated byte subtraction.
PSUBSW dest,		Packed signed
orig		saturated word
	orig	Subtraction.
	= = dest	
PSUBUSB dest,		Packed unsigned
orig	dest	saturated byte
	orig	subtraction.
	dest	
PSUBUSW dest,	dost	Packed unsigned
orig		saturated word
	orig fill fill fill fill fill fill fill fi	
	= dest	

Multiplication

Instruction	Operation	Notes
PMULLW dest, orig	dest * * * * * orig Low Order Low Order Low Order = = = = = = = = = = = = = = = = = = =	Packed signed multiply low word.
PMULHW dest, orig	dest * * * * * orig High Order High Order High Order = = = = = dest	Packed signed multiply high word.

© 2002 by Ariel Ortiz, ITESM CEM.

Multiplication and Addition

Instruction			Operat	ion		Notes
PMADDWD dest,	dest	(ſ	ſ	<u> </u>	Packed signed
orig		*	*	*	*	multiply and add.
	orig		Í	ſ		
		· · · ·	┌───┘ +		┌───┘ +	
	dest (/				

Logical

Instruction	Operation	Notes
PAND dest, orig	dest &	Bitwise qword AND.
POR dest, orig	dest	Bitwise qword OR.
PXOR dest, orig	dest	Bitwise qword XOR.
PANDN dest, orig	dest	Bitwise qword AND/NOT.

Shift Logical

Instruction	Operation	Notes
PSLLW dest, orig	dest	Packed word logical shift left. <i>orig</i> may also be an immediate value.
PSLLD dest, orig	dest orig dest	Packed dword logical shift left. <i>orig</i> may also be an immediate value.
PSLLQ dest, orig	dest orig = dest	Packed qword logical shift left. <i>orig</i> may also be an immediate value.
PSRLW dest, orig	dest	Packed word logical (unsigned) shift right. <i>orig</i> may also be an immediate value.
PSRLD dest, orig	dest	Packed dword logical (unsigned) shift right. <i>orig</i> may also be an immediate value.
PSRLQ dest, orig	dest orig est	Packed qword logical (unsigned) shift right. <i>orig</i> may also be an immediate value.

Shift Arithmetic

Instruction			Operati	ion		Notes
PSRAW dest, orig			/	/	1	Packed word
	dest					arithmetic (signed)
	orig		<u> </u>			shift right. <i>orig</i>
		=	=	=	=	may also be an
	dest					
PSRAD dest, orig	_				1	Packed dword
	dest					arithmetic (signed)
	orig		· >		>> 1	shift right. <i>orig</i>
	-	:	=		=	immodiate value
	dest					IIIIIIeulale value.

Compare Equal

Instruction	Operation	Notes
PCMPEQB dest orig	dest	Packed compare for equal bytes. For each resulting byte: All ones if true, all zeros if false.
PCMPEQW dest, orig	dest	Packed compare for equal words. For each resulting word: All ones if true, all zeros if false.
PCMPEQD dest, orig	dest == orig = dest	Packed compare for equal dwords. For each resulting dword: All ones if true, all zeros if false.

Compare Greater Than

Instruction	Operation	Notes
PCMPGTB dest orig	dest	Packed compare for greater than bytes. For each resulting byte: All ones if true, all zeros if false.
PCMPGTW dest, orig	dest	Packed compare for greater than words. For each resulting word: All ones if true, all zeros if false.
PCMPGTD dest orig	dest > > > orig = = = dest	Packed compare for greater than dwords. For each resulting dword: All ones if true, all zeros if false.

Pack

Instruction	Operation	Notes
PACKSSWB dest, orig	orig dest dest dest	Pack words into bytes with signed saturation.
PACKSSDW dest, orig	orig dest dest dest	Pack dwords into words with signed saturation.
PACKUSWB dest, orig	orig dest dest dest	Pack words into bytes with unsigned saturation.

Unpack

Instruction	Operation	Notes
PUNPCKLBW dest, orig	dest orig dest dest	Unpack low packed bytes.
PUNPCKLWD dest, orig	orig dest dest	Unpack low packed words.
PUNPCKLDQ dest, orig	orig dest dest	Unpack low packed dwords.
PUNPCKHBW dest, orig	orig dest dest	Unpack high packed bytes.
PUNPCKHWD dest, orig	dest orig dest dest	Unpack high packed words.
PUNPCKHDQ dest, orig	dest dest dest	Unpack high packed dwords.

Average

Instruction PAVGB dest, orig	Operation dest	Notes Packed unsigned byte average with rounding (0.5 ↑).
PAVGW dest, orig	dest $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$	Packed unsigned word average with rounding (0.5 ↑).

Maximum

Instruction	Operation	Notos
Instruction	Operation	Notes
PMAXUB dest, orig	dest max	Maximum of packed unsigned bytes.
PMAXSW dest, orig	dest max max max max orig = = = = dest dest	Maximum of packed signed words.

Minimum

Instruction	Operation	Notes
PMINUB dest, orig	dest min	Minimum of packed unsigned bytes.
PMINSW dest, orig	dest min min min min orig set	Minimum of packed signed words.

Absolute Difference Addition

Instruction	Operation	Notes
PSADBW dest, orig	dest	Computes the absolute differences of the packed unsigned bytes. Differences are then summed to produce an unsigned word result.

SSE Operations

Data Transfers

Instruction	Operation	Notes
MOVUPS dest, orig	dest ← orig	Copies the packed single precision floating-point values of <i>orig</i> into <i>dest</i> . One of <i>dest</i> or <i>orig</i> must be a XMM register. The other one may be a XMM register or a 128-bit memory location.
MOVSS dest, orig	orig dest	Copies the least significant single precision floating- point value of <i>orig</i> into <i>dest</i> . One of <i>dest</i> or <i>orig</i> must be a XMM register. The other one may be a XMM register or a 32-bit memory location.

General SSE instruction restrictions: *dest* must be a XMM register. *orig* may be a XMM register or a 128-bit memory location.

Basic Arithmetic Instructions

Instruction	Operation	Notes
ADDPS dest, orig	dest	Add packed single precision floating- point values.
SUBPS dest, orig	dest orig = = = = = = dest	Subtract packed single precision floating-point values.
MULPS dest, orig	dest * * * * * * * orig = = = = = = = = = = = = = = = =	Multiply packed single precision floating-point values.
DIVPS dest, orig	dest	Divide packed single precision floating-point values.

Reciprocal and Square Root instructions	Reciprocal	and	Square	Root	Instructions
---	------------	-----	--------	------	--------------

RCPPS dest, orig	1 1 1 1 / / / / orig = = = = = dest	Compute the approximate reciprocals of packed single precision floating- point values.
SQRTPS dest, orig	orig $ \sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt$	Compute the square root of packed single precision floating- point values.
RSQRTPS dest, orig	$dest \boxed{\begin{array}{ccccc} 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 \\ 1 & 1 &$	Compute the approximate reciprocals of the square root of packed single precision floating- point values.

Shuffle Instruction

SHUFPS dest, orig, select	orig <u>3 2 1 0</u> dest <u>3 2 1 0</u>	Shuffle packed single precision floating-point
	select 76543210	must be an 8-bit immediate value.
	select action bit 1 bit 0 0 0 dest [0] = dest [0] 0 1 dest [0] = dest [1] 1 0 dest [0] = dest [2] 1 1 dest [0] = dest [3]	
	select action bit 3 bit 2 0 0 dest[1] = dest [0] 0 1 dest[1] = dest [1] 1 0 dest[1] = dest [2] 1 1 dest[1] = dest [3]	
	select action bit 5 bit 4 0 0 dest[2] = orig[0] 0 1 dest[2] = orig[1] 1 0 dest[2] = orig[2] 1 1 dest[2] = orig[3]	
	select action bit 7 bit 6 0 0 dest[3] = orig[0] 0 1 dest[3] = orig[1] 1 0 dest[3] = orig[2] 1 1 dest[3] = orig[3]	

SSE2 Operations

All 64-bit MMX instructions have a counterpart with exactly the same name in the 128-bit SSE2 instruction set. The only difference at the assembly language level is that the MMX instructions use 64-bit registers (MM0 ... MM7) while SSE2 instructions use 128-bit registers (XMM0 ... XMM7). For example, the following MMX code:

paddusb mm0, mm1

adds 8 unsigned packed bytes using saturated arithmetic. Its SSE2 counterpart would be:

paddusb xmm0, xmm1

which adds 16 unsigned packed bytes, also using saturated arithmetic.

The following tables describe some integer instructions that are part of the SSE2 instruction but do not exist in the MMX instruction set or that have an extended functionality.

Data Transfers

Instruction	Notes
MOVD dest, orig	Move Doubleword. Copies a doubleword from the <i>orig</i> operand to the <i>dest</i> operand. The <i>orig</i> and <i>dest</i> operands can be general-purpose registers (EAX, EBX, etc.), MMX registers, XMM registers, or 32-bit memory locations. This instruction can be used to move a doubleword to and from the low doubleword an MMX register and a general-purpose register or a 32-bit memory location, or to and from the low doubleword of an XMM register and a general-purpose register or a 32-bit memory location. The instruction cannot be used to transfer data between MMX registers, between XMM registers, between general-purpose registers, or between memory locations.
	When the <i>dest</i> operand is an MMX register, the <i>orig</i> operand is written to the low doubleword of the register, and the register is zero-extended to 64 bits. When the <i>dest</i> operand is an XMM register, the <i>orig</i> operand is written to the low doubleword of the register, and the register is zero-extended to 128 bits.

MOVQ dest orig	Move Quadword. Copies a quadword from the orig
	operand (second operand) to the <i>dest</i> operand. The source
	and destination operands can be MMX registers, XMM
	registers, or 64-bit memory locations. This instruction can
	be used to move a guadword between two MMX registers
	or between an MMX register and a 64-bit memory location.
	or to move data between two XMM registers or between an
	XMM register and a 64-bit memory location. The instruction
	cannot be used to transfer data between memory locations.
	When the source operand is an XMM register, the low
	quadword is moved; when the destination operand is an
	XMM register, the quadword is stored to the low quadword
	of the register, and the high quadword is cleared to all 0s.
MOVDQU dest, orig	Move Unaligned Double Quadword. Moves a double
	quadword from the orig operand to the dest operand. This
	instruction can be used to load an XMM register from a
	128-bit memory location, to store the contents of an XMM
	register into a 128-bit memory location, or to move data
	between two XMM registers. When the source or
	destination operand is a memory operand, the operand
	may be unaligned on a 16-byte boundary without causing a
	general-protection exception (#GP) to be generated.
MOVDQ2Q dest	Move Quadword from XMM to MMX Register. Moves the
orig	low quadword from the <i>orig</i> operand to the <i>dest</i> operand.
	The orig operand is an XMM register and the dest operand
	is an MMX register.
MOVQ2DQ dest	Move Quadword from MMX to XMM Register. Moves the
orig	quadword from the orig operand to the low quadword of the
	dest operand. The orig operand is an MMX register and the
	dest operand is an XMM register. The high quadword of
	dest is cleared to all 0s.

Shift Logical

Instruction	Notes
PSLLDQ dest, count	Shift Double Quadword Left Logical. Shifts the dest
	operand to the left by the number of bytes (not bits)
	specified in the <i>count</i> operand. The empty low-order bytes
	are cleared (set to all 0s). If the value specified by the count
	operand is greater than 15, the <i>dest</i> operand is set to all 0s.
	The <i>dest</i> operand is an XMM register. The <i>count</i> operand is
	an 8-bit immediate.
PSRLDQ dest,	Shift Double Quadword Right Logical. Shifts the dest
count	operand to the right by the number of bytes (not bits)
	specified in the <i>count</i> operand. The empty high-order bytes
	are cleared (set to all 0s). If the value specified by the count
	operand is greater than 15, the <i>dest</i> operand is set to all 0s.
	The <i>dest</i> operand is an XMM register. The <i>count</i> operand is
	an 8-bit immediate.

NASM Specifics

Segments

Directive	Notes
SECTION .data	States the beginning of the initialized data segment.
SECTION .bss	States the beginning of the uninitialized data segment.
SECTION .text	States the beginning of the segment that contains the program's executable instructions.

Symbol Exporting and Importing

Directive	Notes
GLOBAL symbol	Export symbol to linker and external modules.
EXTERN symbol	Import symbol defined in an external module.

Declaring Initialized Data

Pseudo-Instruction	Notes	Size (bits)
symbol DB value	Define byte	8
symbol DW value	Define word	16
symbol DD value	Define dword	32
symbol DQ value	Define qword	64
symbol DT value	Define tword	80

Declaring Uninitialized Data

Pseudo-Instruction	Notes	Size (bits)
symbol RESB num	Reserve num bytes	8
symbol RESW num	Reserve num words	16
symbol RESD num	Reserve num dwords	32
symbol RESQ num	Reserve num qwords	64
symbol REST num	Reserve num twords	80

Defining Constants

Pseudo-Instruction	Notes
symbol EQU value	Defines symbol to a given constant value.

Expressions

Listed in increasing order of precedence.

Operator	Notes
	OR
^	XOR
&	AND
<< >>	Shift left and shift right
+ -	Binary addition and subtraction
* / // % %%	Multiplication, unsigned division, signed division, unsigned
1 11 70 7070	modulo, signed modulo
+ - ~	Unary plus, minus and negate
¢	Evaluates to the assembly position at the beginning of the line
φ	containing the expression

ASCII Codes

	ASCII	
Character	Dec	Hex
NUL	0	0x00
SOH	1	0x01
STX	2	0x02
ETX	3	0x03
EOT	4	0x04
ENQ	5	0x05
ACK	6	0x06
BEL	7	0x07
BS	8	0x08
HT	9	0x09
LF	10	0x0A
VT	11	0x0B
FF	12	0x0C
CR	13	0x0D
SO	14	0x0E
SI	15	0x0F
DLE	16	0x10
DC1	17	0x11
DC2	18	0x12
DC3	19	0x13
DC4	20	0x14
NAK	21	0x15
SYN	22	0x16
ETB	23	0x17
CAN	24	0x18
EM	25	0x19
SUB	26	0x1A
ESC	27	0x1B
FS	28	0x1C
GS	29	0x1D
RS	30	0x1E
US	31	0x1F
SP	32	0x20
!	33	0x21
	34	0x22
#	35	0x23
\$	36	0x24
%	37	0x25
&	38	0x26
ı	39	0x27

Character	ASCII	
	Dec	Hex
(40	0x28
)	41	0x29
*	42	0x2A
+	43	0x2B
,	44	0x2C
-	45	0x2D
•	46	0x2E
/	47	0x2F
0	48	0x30
1	49	0x31
2	50	0x32
3	51	0x33
4	52	0x34
5	53	0x35
6	54	0x36
7	55	0x37
8	56	0x38
9	57	0x39
:	58	0x3A
;	59	0x3B
<	60	0x3C
=	61	0x3D
>	62	0x3E
?	63	0x3F
@	64	0x40
A	65	0x41
В	66	0x42
C	67	0x43
D	68	0x44
E	69	0x45
F	70	0x46
G	71	0x47
н	72	0x48
I	73	0x49
J	74	0x4A
ĸ	75	0x4B
L	76	0x4C
м	77	0x4D
N	78	0x4E
0	79	0x4F

	ASCII	
Character	Dec	Hex
P	80	0x50
Q	81	0x51
R	82	0x52
S	83	0x53
Т	84	0x54
U	85	0x55
v	86	0x56
W	87	0x57
x	88	0x58
Y	89	0x59
Z	90	0x5A
[91	0x5B
\	92	0x5C
]	93	0x5D
^	94	0x5E
_	95	0x5F
`	96	0x60
a	97	0x61
b	98	0x62
С	99	0x63
d	100	0x64
е	101	0x65
f	102	0x66
g	103	0x67
h	104	0x68

Character	ASCII	
	Dec	Hex
i	105	0x69
j	106	0x6A
k	107	0x6B
1	108	0x6C
m	109	0x6D
n	110	0x6E
0	111	0x6F
P	112	0x70
q	113	0x71
r	114	0x72
ន	115	0x73
t	116	0x74
u	117	0x75
v	118	0x76
w	119	0x77
x	120	0x78
У	121	0x79
Z	122	0x7A
{	123	0x7B
	124	0x7C
}	125	0x7D
~	126	0x7E
DEL	127	0x7F

WWW Resources

Course Page	http://aortiz.cem.itesm.mx/cb00852.html
Linux Assembly	http://linuxassembly.org/
Webopedia	http://webopedia.internet.com/
Dr. Dobb's	http://www.x86.org/
Linux Online	http://www.linux.org/
Linux Journal	http://www.linuxjournal.com/
Linux Gazette	http://www.linuxgazette.com/
Linux en México	http://www.linux.org.mx/
Intel	http://www.intel.com/
AMD	http://www.amd.com/

References

[ANTONAKOS]	James Antonakos. <i>The Pentium Microprocesor.</i> Prentice Hall. 1997.
[DUNTEMANN]	Jeff Duntemann. Assembly Language Step-by-Step: Programming with DOS and Linux. 2nd Edition. John Wiley & Sons, 2000.
[INTEL]	Pentium 4: Intel Architecture Software Developer's Manual. Volumes 1 and 2. Intel Corporation, 2000.
[NEVELN]	Bob Neveln. <i>Linux Assembly Language Programming.</i> Prentice Hall, 2000.
[RAYMOND96]	Eric Raymond. <i>The New Hacker's Dictionary.</i> Third Edition. MIT Press, 1999.
[RAYMOND99]	Eric Raymond. <i>The Cathedral and the Bazaar: Musings on</i> <i>Linux and Open Source by an Accidental Revolutionary.</i> O'Reilly, 1999.
[TATHAM]	Simon Tatham. NASM: The Netwide Assembler Documentation. 1997.