Microprocessors 1					
	Timers/Counters				
Microprocessors 1	MSc. Ivan A. Escobar 1				
	Reminder				
 The pins of port dual functionality These second functions are r related to the t For the 8052, 2 port 1 also have additional function related to timers 	3 have 7 T2P101 T P P0 8400 7 P12 P12 P0 90 8400 P12 P12 P0 90 8400 P12 P12 P0 90 8400 P13 P1 P12 P0 8400 P13 P15 P0 8400 P15 P16 P16 P0 8400 P17 P16 P16 P0 8400 P17 P16 P16 P0 8400 P17 P16 P16 P0 8400 P17 P16 P16 P16 P0 8400 P17 P16 P16 P16 P16 8406 P17 P16 P16 P16 P16 910 P17 P16 P16 P16 P16 910 P17 P16				
Microprocessors 1	MSc. Ivan A. Escobar 2				
 The 8051 has either as time These are re 	two registers that can be used rs or counters. eferred to as Timer0 and Timer1.				
 These timers bit registers. TL0 (8AH) a TL1 (8BH) a LSB is bit 0 The 8052 has 	exist in the SFR area as pairs of 8- and TH0 (8CH) for Timer0. and TH1 (8DH) for Timer1. of TLx and MSB is bit 7 of THx.				
– TL2 (CCH) a	and TH2 (CDH).				
Nicroprocessors 1	MSc. Ivan A. Escobar 3				
	Usage				
 The timers ca Interval timin The timer is and set the – Overfloor 	n be used for: ng s programmed to overflow at a regular interval e timer overflow flag. w means reaching maximum count of FFFFH.				
 Event count Determine event is an transition or 	ing the number of occurrences of an event. An y external stimulus that provides a 1-to-0 on a pin of the 8051.				
 Baud rate get 	eneration for the built-in serial port.				

Incrementing				
 When user incrementer Each mathematical test incrementer The contract test incrementer 	d as timers, the registers are ed once per machine cycle. achine cycle is 12 clock cycles. ount frequency = (system clock frequency) / 12			
 When user increments on the app T0 - P T1 - P The pips 	d as counters, the registers will be ed once on every 1-0 (negative edge) propriate input pin. 3.4 3.5 must be held high for one complete			
machine	cycle and then low for one complete			
Microprocessors 1	MSc. Ivan A. Escobar 5			
	Timer Mode Register			
 The TMOE 4 bits that Timer 1. 	D register (89H) contains two groups of set the operating mode for Timer 0 and			
	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			
Bit Name	Description Gate bit If set timer 1 will only increment while INT1 is binb			
6 C/T	Counter/timer select bit 1 = event counter – external timing signal			
5 M1	0 = interval timer – internal timing signal Mode bit 1			
4 M0 3 GATE	Mode bit 0 Timer 0 Gate bit			
2 C/T 1 M1	Timer 0 counter/timer select bit Timer 0 M1 bit			
0 M0	Timer 0 M0 bit			
Microprocessors 1	MSc. Ivan A. Escobar 6			
• Using the	M1 and M0 bits of the TMOD register			
we can se possible m	t the timers to operate in one of 4 nodes:			
M1 M0 Mod	e Description			
0 0 0	13-bit timer mode			
1 0 2	8-bit auto reload mode			
1 1 3	Split timer mode: Timer 0: TL0 is an 8-bit timer controlled by timer 0 mode bits; TH0 the same except controlled by timer 1 mode bits. Timer 1: Stopped.			
Microprocessors 1	MSc. Ivan A. Escobar 7			
-	Fimer Control Register			
The TCON control bits	I register (88H) contains status and s for Timer0 and Timer1.			
 Bit addre 	essable.			
MSB TF1	TR1 TF0 TR0 IE1 IT1 IE0 IT0			
Bit	Name Description			
TCON.7 TCON.6	TR1 Timer 1 overflow flag TR1 Timer 1 run-control bit. Used to turn the timer on/off			
TCON 4	TF0 Timer 0 overflow flag TR0 Timer 0 run-control bit			
TCON.3	IE1 External Interrupt 1 edge flag			
TCON.2 IT1 External Interrupt 1 type flag TCON.1 IE0 External Interrupt 0 edge flag				
TCON.0 ITO External Interrupt 0 toge hag				

Microprocessors 1

8

Mod	e 0/1		Starting, Stopping and Controlling the Timers		
 In mode 1, the timer/counter timer/counter. The upper 8 bits of the cou The lower 8 bits are in TL. In mode 0, the timer/counter timer/counter. Used for backward compa The upper 8 bits of the cou The lower 5 bits are in the The upper 3 bits of TL are The TFx flag will be set when 1's to all 0's. The timer continues to cou 	er is configured as a 16-bit unt are in TH er is configured as a 13-bit atibility with the 8048. unt are in TH lower 5 bits of TL. not used en the counter switches from int.	all	 The simples the timers is TCON. TRx is cleared to the timers of the timers of the times of times of the times of t	t method for starting and stopping by setting/clearing the TRx bit in ared after a reset. be set by software to start the timer. it addressable. TR0 TR0	
Microprocessors 1 MSc	c. Ivan A. Escobar	9	Microprocessors 1	MSc. Ivan A. Escobar 13	
Mo	de 2		Starting, Sto	opping and Controlling the Timers	
 8-bit Auto-Reload Mode TL operates as an 8-b TH holds a reload valu When TL overflows (rearrest TL is reloaded from the continues. To make counter 0 continues. 	e it counter. Je. ached FFH), the TFx flag is set, a value in TH and counting unt 40H times:		 The other port of TMOD and t Setting GA by INTx. When IN at a rate When IN the IN the other th	besibility is by using the GATE bit of the external input \overline{INTx} . ATE = 1 allows the timer to be controlled \overline{Tx} goes high, the counter is enabled and counts of system clock/12. Tx goes low, the counter is disabled.	
Run the counter. Once it reached EEU if	t will relead with PEH and renam	+			
• Once it reached FFH, it	t will reload with BFH and repea	ι.			
Microprocessors 1 MS	c. Ivan A. Escobar	10	Microprocessors 1	MSc. Ivan A. Escobar 14	
Mo	de 3		Initiali	zing the Timer Registers	
 Split timer mode. Timer 0 is split into two When TL0 overflows, it When TH0 overflows, Timer 1 is stopped in m It can be switched index mode. However, when it overflows 	independent 8-bit timers it sets the TF0 flag. it sets the TF1 flag. node 3. ependently to a different lows it will NOT set the TF1 flag		 TMOD is the find of operation. This sets Time oscillator. An initial value MC This will set find the weak of the set of the	rst register initialized since it sets the mode TMOD, #00010000B ner 1 into mode 1 clocked from the on-chip is stored in THx/TLx if necessary. TL1, #9CH TH1, #0FFH the starting value of Timer1 to FF9CH.	
			• Timer1 wi	Il count 100 cycles before overflowing.	
			• To start the tim SE	TB TR1	
Microprocessors 1 MSc	c. Ivan A. Escobar	11	Microprocessors 1	MSc. Ivan A. Escobar 15	
Clocking	Sources		N	Ionitoring the Timer	
 There are two possible cloc controlled by the C/T bit of e register. If C/T = 0, continuous timer timer is clocked from by the – The timer is being used for – Timer overflow occurs afte depending on the initial val If C/T = 1, the timer is clocked 	ck sources for the timers each timer in the TMOD operation is selected and the e system clock divided by 12. r interval timing. r a certain number of cycles lue stored in TLx/THx.	3	 It is possible the timer over appropriate in the microcor Or, we can we timer flag TF WA – When the 	to write an ISR that responds when erflows. Then we can enable the interrupt bit in the IE register and let ntroller respond automatically. write a wait loop and monitor the fx. AIT: JNB TF1, WAIT counter reaches FFFFH and turns to	
 (pin T0 or T1 on port 3). The timer is being used for The number of events is st value in TLx/THx. 	r event counting. Fored as a 16-bit hexadecimal		0000H, the break out o	e TF1 bit will be set and the program will of the loop.	
Microprocessors 1 MS	c. Ivan A. Escobar	12	Microprocessors 1	MSc. Ivan A. Escobar 16	

Responding to a Timer Overflow							
 When the timer overflows, we need to stop it and then reset the TFx bit so that we don't generate false overflows. 							
CLR	TR1						
CLR	TF1						
Microprocessors 1	MSc. Ivan A. Escobar 17						